Why does 'if-then-else' logic in a processor with 'stepname.rc' syntax generate a false unexpectedly ?