Why does 'if-then-else' logic in a processor with 'stepname.rc' syntax generate a false unexpectedly
search cancel

Why does 'if-then-else' logic in a processor with 'stepname.rc' syntax generate a false unexpectedly

book

Article ID: 17921

calendar_today

Updated On:

Products

Endevor Endevor Natural Integration Endevor - ECLIPSE Plugin Endevor - Enterprise Workbench CA 2E

Issue/Introduction

If a processor step is excluded by 'if-then-else' logic and the same named step completes with RC=0.  Why does the test for stepname. RC = 0 return a false?

Resolution

Use unique stepnames in a processor. If a processor step is excluded by if-then-else logic, then the same stepname completes
with RC=0, the test for stepname.RC = 0 will return a false. The use of non-unique stepnames can have unpredictable results.