Is CA Panvalet zIIP processor enabled? Any plans to zIIP enable CA Panvalet?
search cancel

Is CA Panvalet zIIP processor enabled? Any plans to zIIP enable CA Panvalet?

book

Article ID: 16545

calendar_today

Updated On:

Products

Panvalet

Issue/Introduction

Is CA Panvalet zIIP processor enabled? Any plans to zIIP enable CA Panvalet?

 

Environment

Release: PVALET00200-14.6-Panvalet
Component:

Resolution

CA Panvalet is not zIIP enabled and does not offload any of the CA Panvalet work from the general CPU processor to a zIIP processor. There are no plans to zIIP enable CA Panvalet. 

There are no plans to zIIP enable CA Panvalet because I/O processing cannot be done from a Service Request Block (SRB) running on a zIIP processor and CA Panvalet processing involves mostly I/O activity such as reading, adding, updating of members in CA Panvalet files. The cost of creating the necessary control blocks and switching back and forth from the general CPU processor to the zIIP processor could actually degrade performance instead of improve performance and increase CPU overhead.